



Issued Date: 30, Nov 2007 Model No.: V260B1 – L11 Tentative

TFT LCD Tentative Specification

MODEL NO.: V260B1 – L11

Approved By	TV Head Division
	LY Chen

Reviewed By	QA Dept.	Product Development Div.
neviewed by —	Tomy Chen	WT Lin

Dropored Dy	LCD TV Marketing and Product Management				
Prepared By	WY Li	Delia Lin			



Tentative

CONTENTS -

REVISION HISTORY	 3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	 4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT UNIT	5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT INVERTER UNIT 3.2.1 CCFL(Cold Cathode Fluorescent Lamp) CHA 3.2.2 INVERTER CHARACTERISTICS 3.2.3 INVERTER INTERTFACE CHARACTERISTI	7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE	12
5. INTERFACE PIN CONNECTION 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 INVERTER UNIT 5.4 BLOCK DIAGRAM OF INTERFACE 5.5 LVDS INTERFACE 5.6 COLOR DATA INPUT ASSIGNMENT	13
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE	 19
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	 22
8. PRECAUTIONS 8.1 ASSEMBLY AND HANDLING PRECAUTIONS 8.2 SAFETY PRECAUTIONS 8.3 STORAGE PRECAUTIONS	 26
9. MECHANICAL CHARACTERISTICS	 27



Tentative

②

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver 0.0	Date 30, Nov '07	All	Section	Tentative Specification was first issued.



Tentative

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V260B1- L11 is a TFT Liquid Crystal Display module with 5U-CCFL Backlight unit and 1ch-LVDS interface. The display diagonal is 26". This module supports 1366 x 768 WXGA format and can display 16.2M colors (6-bit+FRC colors). The inverter module for backlight is built-in.

1.2 FEATURES

- Excellent Brightness 500nits
- Contrast Ratio (1000:1)
- Fast Response Time (8ms)
- Color Saturation NTSC 72%
- WXGA (1366 x 768 pixels) Resolution
- DE (Data Enable) Only Mode
- LVDS (Low Voltage Differential Signaling) Interface
- Viewing Angle: 160(H)/150(V) (CR>10) TN Technology
- -Color Reproduction (Nature Color)

1.3 APPLICATION

- TFT LCD TVs
- High Brightness, Multi-Media Displays

1.4 GENERAL SPECIFICATIONS


Item	Specification	Unit	Note		
Active Area	575.769 (H) x 323.712 (V) (26" Diagonal)	mm	(1)		
Bezel Opening Area					
Driver Element	a-si TFT Active Matrix	_			
Pixel Number	1366 x R.G.B. x 768	pixel			
Pixel Pitch (Sub Pixel)	0.1405 (H) x 0.4215 (V)	mm			
Pixel Arrangement	RGB Vertical Stripe	_			
Display Colors	16.2M	color			
Display Operation Mode	Transmissive Mode / Normally White	_			
Surface Treatment	Anti-Glare Coating (Haze 25%) Hard Coating (3H)	_			

1.5 MECHANICAL SPECIFICATIONS

It	Item		Тур.	Max.	Unit	Note
	Horizontal(H)	625	626	627	mm	
Module Size	Vertical(V)	372	373	374	mm	
Wodule Size	Depth(D)	31	32	33	mm	To Rear
	Depth(D)	45.7	46.7	47.7	mm	To Inverter Cover
We	eight		4300		g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.









2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note	
item	Syllibol	Min.	Max.	Offic	Note	
Storage Temperature	T _{ST}	-20	+60	ōC	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	ōC	(1), (2)	
Shock (Non-Operating)	S _{NOP}		50	G	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	_	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 $^{\circ}$ C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 500 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Relative Humidity (%RH)





Tentative

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
	Symbol	Min.	Max.	Offic	Note	
Power Supply Voltage	Vcc	-0.3	13.0	V	(1)	
Input Signal Voltage	VIN	-0.3	3.6	V	(1)	

2.2.2 BACKLIGHT UNIT

Item	Symbol	Test Condition	Min.	Туре	Max.	Unit	Note
Lamp Voltage	V _W	Ta = 25 °C	_	_	3000	V_{RMS}	
Power Supply Voltage	V_{BL}	_	0	_	30	٧	(1)
Control Signal Level	_	_	-0.3	_	7	V	(1), (3)

- Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.
- Note (2) No moisture condensation or freezing.
- Note (3) The control signals includes Backlight On/Off Control, Internal PWM Control and External PWM Control.



Global LCD Panel Exchange Center

Issued Date: 30, Nov 2007 Model No.: <u>V260B1 – L11</u>

Tentative

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

 $Ta = 25 \pm 2 \,{}^{\circ}C$


Parameter		Symbol		Value	Unit	Note		
		Symbol	Min.	Тур.	Max.	Offic	Note	
Power Su	oply Voltage		V_{CC}	11.4	12.0	12.6	V	(1)
Power Su	oply Ripple Vo	tage	V_{RP}			300	mV	
Rush Curi	ent		I _{RUSH}			3.0	Α	(2)
		White			0.2		Α	
Power Su	oply Current	Black	I _{CC}	_	0.5	_	Α	(3)
		Vertical Stripe		_	0.4	_	Α	
LVDC	Differential Input High Threshold Voltage Differential Input Low Threshold Voltage		V_{LVTH}	_	_	+100	mV	
Interface			V_{LVTL}	-100		- (mV	·
Common Input Voltage		V_{LVC}	1.125	1.25	1.375	V		
Terminating Resistor		R_T		100	-	ohm		
CMOS	MOS Input High Threshold Voltage		V _{IH}	2.7	_	3.3	V	
interface	Input Low Thr	eshold Voltage	V_{IL}	0	_	0.7	V	

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:



Vcc rising time is 470us







Global LCD Panel Exchange Center

Issued Date: 30, Nov 2007 Model No.: V260B1 - L11

Tentative

Note (3) The specified power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 °C, f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.





3.2 BACKLIGHT INVERTER UNIT

3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol Value Value				Unit	Note	
Farameter	Symbol	Min.	Тур.	Max.	Offit	Note	
Lamp Voltage	V_{W}	_	(970)	_	V_{RMS}	$I_L = 7.5 \text{mA}$	
Lamp Current	ΙL	(7.0)	(7.5)	(8.0)	mA _{RMS}	(1)	
Lower Ctarting Valtage	Vs			(1550)	V _{RMS}	(2), Ta = 0 ^o C	
Lamp Starting Voltage				(1400)	V_{RMS}	(2), Ta = 25 ^o C	
Operating Frequency	Fo	40		80	KHz	(3)	
Lamp Life Time	L_BL	50,000	60,000	_	Hrs	(4)	






Tentative

3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 $^{\circ}$ C)

Parameter	Symbol		Value		Unit	Note
i arameter	Syllibol	Min.	Тур.	Max.	Offic	Note
Power Consumption	P_{BL}		66	TBD	W	$(5)(6), I_L = 7.5 \text{mA}$
Input Voltage	V_{BL}	22.8	24	25.2	V_{DC}	
Input Current	I _{BL}		2.75		Α	Non Dimming
Input Inrush Current	_	_	_	4.3	A _{peak}	V _{BL} =24.0V
Input Ripple Noise	—-	_	_	912	mV _{P-P}	V _{BL} =22.8V
Oscillating Frequency	F _w	63	66	69	kHz	
Dimming Frequency	F _B	150	160	170	Hz	
Minimum Duty Ratio	D _{MIN}	_	20	_	%	

Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:



- Note (2) The lamp starting voltage V_S should be applied to the lamp for more than 1 second under starting up duration. Otherwise the lamp could not be lighted on completed.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.





Tentative

- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point.) as the time in which it continues to operate under the condition Ta = $25 \pm 2^{\circ}$ C and $I_L = 7.0^{\sim} 8.0 \text{mA}_{RMS}$.
- Note (5) The power supply capacity should be higher than the total inverter power consumption P_{BL}. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (6) The measurement of Max. value is based on 26" backlight unit under 24V input voltage and 8.0mA lamp in average after lighting for 30 minutes.

3.2.3 INVERTER INTERTFACE CHARACTERISTICS

			IAIIAOIEIII					
Item		Symbol	Test Condition	Min.	Тур.	Max.	Unit	Note
Error Signal		ERR	_	_	_		_	(Note 2)
On/Off Control	ON	V	_	2.0		5.0	V	
Voltage	OFF	V_{BLON}	- (0		8.0	٧	
Internal PWM	MAX	V_{IPWM}		3.0	3.15	3.3	٧	Maximum Duty Ratio
Control Voltage M		♥ IPVVIVI		_	0	_	٧	Minimum Duty Ratio
External PWM	HI	V		2.0		5.0	٧	Duty On
Control Voltage	LO	V_{EPWM}		0	_	8.0	V	Duty Off
VBL Rising Time		Tr1		30	_	50	ms	
VBL Falling Tim	e	Tf1	_	30	_	50	ms	
Control Signal Rising	g Time	Tr	_	_	_	100	ms	
Control Signal Falling	g Time	T_f	_	_	_	100	ms	
PWM Signal Rising	Time	T _{PWMR}	_	_	_	50	us	
PWM Signal Falling	Time	T _{PWMF}	_	_	_	50	us	
Input Impedanc	е	R _{IN}	_	1	_	_	$M\Omega$	
PWM Delay Time		T _{PWM}		100		300	ms	
BLON Delay Tin	пе	T _{on}	_	300	_	500	ms	
BLON Off Time		T_{off}	_	300		500	ms	


Note (1) The power sequence and control signal timing as shown in following figure.

Note (2) When inverter protective function is triggered, ERR will output open collector status. In normal operation, the signal of ERR will output a low level voltage.



Global LCD Panel Exchange Center

Issued Date: 30, Nov 2007 Model No.: <u>V260B1 – L11</u>






Tentative

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE





Tentative

5. INTERFACE PIN CONNECTION

5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment

Pin No.	Symbol	Description	Note
1	VCC	Power supply: +12V	
2	VCC	Power supply: +12V	
3	VCC	Power supply: +12V	
4	VCC	Power supply: +12V	
5	GND	Ground	
6	GND	Ground	
7	GND	Ground	
8	GND	Ground	
9	SELLVDS	Select LVDS data format	(2)
10	NC	No connection	(3)
11	GND	Ground	
12	RX0-	Negative transmission data of pixel 0	
13	RX0+	Positive transmission data of pixel 0	
14	GND	Ground	
15	RX1-	Negative transmission data of pixel 1	
16	RX1+	Positive transmission data of pixel 1	
17	GND	Ground	
18	RX2-	Negative transmission data of pixel 2	
19	RX2+	Positive transmission data of pixel 2	
20	GND	Ground	
21	RXCLK-	Negative of clock	
22	RXCLK+	Positive of clock	
23	GND	Ground	
24	RX3-	Negative transmission data of pixel 3	
25	RX3+	Positive transmission data of pixel 3	
26	GND	Ground	
27	NC	No connection	(3)
28	NC	No connection	(3)
29	GND	Ground	
30	GND	Ground	

Note (1) Connector Part No.: P-TWO,196108-30041 or compatible

Note (2) Ground or OPEN: Normal, High: JEIDA LVDS format

Please refer to 5.5 LVDS INTERFACE (Page 17)

Note (3) Reserved for internal use. Please leave it open.





Tentative


5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

CN2-CN6 (Housing): CP0404S000(CviLux)

Pin No.	Symbol	Description	wire Color
1	HV	High Voltage	Pink
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model CP0404S000(CviLux). The mating header on inverter part number is CP042CP1MRO-LF(CyLux).





Tentative

5.3 INVERTER UNIT

CN1 (Header): 1.S14B-PH-SM4-TB (JST) 2.CI0114M1HRO-LF(Cvilux)

CIVI (Headel)) . I.SI4B-FII	-3014-1B (331) 2.01011401111HO-EF (GVIIUX)
Pin No.	Symbol	Description
1	-	
2		
3	VBL	+24V Power input
4		
5		
6		
7		
8	GND	Ground
9		
10		
11	ERR	Normal (GND)
		Abnormal(Open collector)
12	BLON	BL ON/OFF
13	I_PWM	Internal PWM Control
14	E PWM	External PWM Control

Notice:

 $\#PIN\ 13:Analog\ Dimming\ Control\ (Use\ Pin\ 13):0V~3.3V\ and\ Pin\ 14\ must\ open.$

#PIN 14:PWM Dimming Control (Use Pin 14): Pin 13 must open.

#Pin 13 (I_PWM) and Pin 14 (E_PWM) can not open in same period.

CN2-CN6 (Header): CP042CP1MRO-LF(Cvilux)


	Pin	Name	Description
	1	CCFL HOT	CCFL High Voltage
	2	CCFL HOT	CCFL High Voltage
L			3 3





Tentative

5.4 BLOCK DIAGRAM OF INTERFACE



R0~R7 : Pixel R Data G0~G7 : Pixel G Data B0~B7 : Pixel B Data

DE : Data Enable Signal

Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.





Tentative

5.5 LVDS INTERFACE

5.5 LVDS INTERFACE													
		SIG	anal .		SMITTER BLVDM83A		INTERFACE CONNECTOR			TFT CONTROL INPUT			
		SELLVD=	SELLVDS	PIN	INPUT	Host	TFT-LCD	PIN	OUTPUT	SELLVD=	SELLVDS		
		L or OPEN	=H	1 111	1141 01	11031	11 1 200	1 114		L or OPEN	=H		
		R0	R2	51	TxIN0			27	Rx OUT0	R0	R2		
		R1	R3	52	TxIN1			29	Rx OUT1	R1	R3		
		R2	R4	54	TxIN2	TA OUT0+	Rx 0+	30	Rx OUT2	R2	R4		
		R3	R5	55	TxIN3			32	Rx OUT3	R3	R5		
		R4	R6	56	TxIN4			33	Rx OUT4	R4	R6		
		R5	R7	3	TxIN6	TA OUT0-	Rx 0-	35	Rx OUT6	R5	R7		
		G0	G2	4	TxIN7			37	Rx OUT7	G0	G2		
		G1	G3	6	TxIN8			38	Rx OUT8	G1	G3		
		G2	G4	7	TxIN9			39	Rx OUT9	G2	G4		
		G3	G5	11	TxIN12	TA OUT1+	Rx 1+	43	Rx OUT12	G3	G5		
		G4	G6	12	TxIN13			45	Rx OUT13	G4	G6		
		G5	G7	14	TxIN14			46	Rx OUT14	G5	G7		
		В0	B2	15	TxIN15	TA OUT1-	Rx 1-	47	Rx OUT15	В0	B2		
		B1	B3	19	TxIN18			51	Rx OUT18	B1	В3		
2	24	B2	B4	20	TxIN19			53	Rx OUT19	B2	B4		
k	oit	В3	B5	22	TxIN20			54	Rx OUT20	В3	B5		
		B4	B6	23	TxIN21	TA OUT2+	Rx 2+	55	Rx OUT21	B4	В6		
		B5	B7	24	TxIN22			1	Rx OUT22	B5	В7		
		DE	DE	30	TxIN26			6	Rx OUT26	DE	DE		
		R6	R0	50	TxIN27	TA OUT2-	Rx 2-	7	Rx OUT27	R6	R0		
		R7	R1	2	TxIN5			34	Rx OUT5	R7	R1		
		G6	G0	8	TxIN10			41	Rx OUT10	G6	G0		
		G7	G1	10	TxIN11			42	Rx OUT11	G7	G1		
		B6	B0	16	TxIN16	TA OUT3+	Rx 3+	49	Rx OUT16	В6	В0		
		B7	B1	18	TxIN17			50	Rx OUT17	В7	B1		
		RSVD 1	RSVD 1	25	TxIN23			2	Rx OUT23	NC	NC		
		RSVD 2	RSVD 2	27	TxIN24		Rx 3-	3	Rx OUT24	NC	NC		
		RSVD 3	RSVD 3	28	TxIN25			5	Rx OUT25	NC	NC		
			DCLK	31	TxCLK IN	TxCLK OUT+	RxCLK IN+	26	RxCLK OUT	DO	CLK		
						TxCLK OUT-	RxCLK IN-						

R0~R7: Pixel R Data (7; MSB, 0; LSB)

G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal

Notes(1) RSVD(reserved)pins on the transmitter shall be "H" or "L".





Tentative

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

COIOI VI	ersus data input.											D:	ata	Sigr	nal										
	Color				Re	ed						٥٥		reer							Bli	ле			
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5		G3	G2	G1	G0	B7	В6	B5	B4	B3	B2	B1	В
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray Scale	:	:	:	:	:	:	:	:		:		:):)	:	:	:	:	:	:	:	:	:	:	:	
Of	:	:	:	:	:	:	:	:	÷	÷			:	:	:	:	:	:	:	:	:	:	:	:	
Red	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ieu	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	
Scale	:	:	:	ŀ		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Of	:	:	:	:	À.	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	
G. 00	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	-
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Blue	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	ĺ

Note (1) 0: Low Level Voltage, 1: High Level Voltage



Tentative

6. INTERFACE TIMING


6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
	Frequency	1/Tc	60	76	82	MHz	
LVDS Receiver Clock	Input cycle to cycle jitter	Trcl	_		200	ps	
LVDS Receiver Data	Setup Time	Tlvsu	600	_	_	ps	
LVDS Neceiver Data	Hold Time	Tlvhd	600			ps	
	Frame Rate	Fr5	47	50	53	Hz	
	Tame nate	Fr6	57	60	63	Hz	
Vertical Active Display Term	Total	Tv	778	806	888	Th	Tv=Tvd+Tvb
	Display	Tvd	768	768	768	Th	-
	Blank	Tvb	10	38	120	Th	-
Horizontal Active Display Term	Total	Th	1442	1560	1936	Tc	Th=Thd+Thb
	Display	Thd	1366	1366	1366	Tc	-
	Blank	Thb	76	194	570	Тс	-

Note (1) Since this module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

INPUT SIGNAL TIMING DIAGRAM








Issued Date: 30, Nov 2007 Model No.: V260B1 – L11 Tentative

LVDS RECEIVER INTERFACE TIMING DIAGRAM








Tentative

6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.



Tentative

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	На	50±10	%RH
Supply Voltage	V_{CC}	12.0	V
Input Signal	According to typical va	alue in "3. ELECTRICAL (CHARACTERISTICS"
Lamp Current	lL	7.5 ± 0.5	mA
Oscillating Frequency (Inverter)	F_W	66 ± 3	KHz
Vertical Frame Rate	Fr	60	Hz

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Ite	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Contrast Ratio)	CR		(600)	(1000)		-	(2)	
Doopongo Tim		T_R			(3)	(5)	mo	(3)	
Response Tim	le	T_F			(5)	(8)	ms	(3)	
Center Lumina	ance of White	L _C		(400)	(500)			(4)	
White Variation	n	δW				(1.3)	-	(7)	
Cross Talk		CT				(4)	%	(5)	
	Red	Rx	$\theta_x=0^\circ, \ \theta_Y=0^\circ$		(0.637)	_	-		
	Red	Ry	Viewing Angle at		(0.329)		-	(6)	
	Green	Gx	Normal Direction		(0.261)		-		
		Gy		Тур.	(0.593)	Тур.	-		
Color	Blue	Bx		-0.03	(0.150)	+0.03	-		
Chromaticity		Ву			(0.060)		-		
	White	Wx			(0.280)		-		
	vvriite	Wy			(0.285)		-		
	Color Gamut	CG		(68)	(72)		%	NTSC Ratio	
	Harizantal	θ_x +		(70)	(80)				
Viewing	Horizontal	θ_{x} -	CD>10	(70)	(80)		Dog	(1)	
Angle	Vertical	θ _Y +	CR≥10	(70)	(80)		Deg.	(1)	
	vertical	θ_{Y} -		(60)	(70)				




Global LCD Panel Exchange Center

Issued Date: 30, Nov 2007 Model No.: V260B1 - L11

Tentative

Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by EZ-Contrast 160R (Eldim)



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR(5),

CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7).









Tentative

Note (4) Definition of Luminance of White (L_C):

Measure the luminance of gray level 255 at center point and 5 points

$$L_C = L(5)$$

L(X) is corresponding to the luminance of the point X at the figure in Note (7).


Note (5) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:


Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)



Note (6) Measurement Setup:

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.





Global LCD Panel Exchange Center


Issued Date: 30, Nov 2007 Model No.: <u>V260B1 – L11</u>

Tentative

Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$





Tentative

8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

8.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

8.3 STORAGE PRECAUTIONS

When storing modules as spares for a long time, the following precaution is necessary.

- (1) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
- (2) The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.



Tentative

②

9. MECHANICAL CHARACTERISTICS

